

CLAIMS

What is claimed is:

1. A computer system, comprising:
 2. a host processor, including resources supporting a full power mode, a lower power mode and a power down mode; and
 4. a network interface coupled to the host processor and to a network, the network interface comprising:
 6. a memory that stores data packets in transit between the host processor and the network;
 8. a medium interface unit coupled to network media supporting at least a high speed protocol and a lower speed protocol; and
 10. power management logic which forces the medium interface unit to the lower speed protocol in response to an event signally entry of said lower power mode.
 1. 2. The computer system of claim 1, wherein the network interface in said lower power mode consumes less than a specified power when executing said lower speed protocol, and consumes greater than the specified power when executing said high speed protocol. .
 1. 3. The computer system of claim 1, wherein the network interface in said lower power mode consumes less than a specified power of about 1.3 Watts, and the network interface requires greater than the specified power to support said high speed protocol.
 1. 4. The computer system of claim 1, wherein the network interface includes logic operating in the lower power mode using the lower speed protocol to detect a pattern in incoming packets, and in response to detection of said pattern, to issue a reset signal to the host processor.
 1. 5. The computer system of claim 1, wherein the medium interface unit comprises circuitry for formatting packets according to protocols compliant with 10 Megabit, 100 Megabit and Gigabit Ethernet protocol standards, and wherein said high speed protocol is Gigabit Ethernet, and said lower speed protocol is one of 10 Megabit Ethernet and 100 megabit Ethernet.

1 6. The computer system of claim 1, wherein the medium interface unit comprises circuitry
2 for formatting packets according to a protocol compliant with an InfiniBand protocol standard,
3 and wherein said high speed protocol is InfiniBand.

1 7. The computer system of claim 1, wherein said host processor monitors the network
2 interface for a wake up event involving a loss of link or a change of link on the network
3 interface, and wherein said power management logic blocks signals indicating said wake up
4 event for a time interval during which the power management logic circuitry forces the medium
5 interface unit to the lower speed protocol.

1 8. The computer system of claim 1, wherein said event signaling lower power mode is a
2 signal generated by the host processor.

1 9. The computer system of claim 1, wherein said host processor includes a system bus
2 coupled to the network interface, said system bus having a full power mode, a lower power
3 mode, and a power down mode, and said event signaling lower power mode comprises a loss of
4 power on the system bus.

1 10. In a network interface apparatus coupled to a bus system having a full power mode, a
2 lower power mode and a power off mode, and supporting a plurality of protocols including a
3 high speed protocol and a lower speed protocol, a method of power management, comprising:
4 forcing the apparatus to execute the lower speed protocol upon transition from the full
5 power mode to the lower power mode using logic independent of host processes.

1 11. The method of claim 10, wherein the network interface apparatus consumes less than a
2 specified power for said lower power mode when executing said lower speed protocol, and
3 consumes greater than the specified power when executing said high speed protocol.

1 12. The method of claim 10, wherein the network interface apparatus consumes less than a
2 specified power of about 1.3 Watts for said lower power mode when executing said lower speed
3 protocol, and consumes greater than the specified power when executing said high speed
4 protocol.

1 13. The method of claim 10, including using the lower speed protocol in the lower power
2 mode to detect a pattern in incoming packets, and in response to detection of said pattern, to
3 issue a reset signal to a host processor.

1 14. The method of claim 10, including providing resources on the network interface
2 apparatus for formatting packets according to protocols compliant with 10 Megabit, 100
3 Megabit and Gigabit Ethernet protocol standards, and wherein said high speed protocol is
4 Gigabit Ethernet, and said lower speed protocol is one of 10 Megabit Ethernet and 100 megabit
5 Ethernet.

1 15. The method of claim 10, including providing resources on the network interface
2 apparatus for formatting packets according to a protocol compliant with an InfiniBand protocol
3 standard, and wherein said higher speed protocol is InfiniBand.

1 16. The method of claim 10, wherein said host processor monitors the network interface for a
2 wake up event involving a loss of link or a change of link on the network interface, and including
3 blocking signals indicating said wake up event for a time interval while forcing the apparatus to
4 change to the lower speed protocol.

1 17. The method of claim 10, including causing transition from the full power mode to the
2 lower power mode in response to a signal generated by a processor.

1 18. The method of claim 10, including causing transition from the full power mode to the
2 lower power mode in response to a loss of power on the bus system.

1 19. An integrated circuit for use in a network interface between a host processor and a
2 network, the host processor including system bus having a full power mode, a lower power mode
3 and a power down, comprising:

4 a first port that receives data from the host processor;
5 a second port that transmits data to the network;
6 a memory that stores data packets in transit between the host processor and the network;

7 a medium interface unit coupled to network media supporting at least a high speed
8 protocol and a lower speed protocol; and
9 power management logic on the integrated circuit which forces the medium interface unit
10 to the lower speed protocol in response to an event signally entry to the lower power mode.

1 20. The integrated circuit of claim 19, wherein the first port, second port, memory and
2 medium interface unit when executing said lower speed protocol consume less than a specified
3 power for said lower power mode, and consume greater than the specified power when executing
4 said high speed protocol.

1 21. The integrated circuit of claim 19, wherein the first port, second port, memory and
2 medium interface unit when executing said lower speed protocol consume less than a specified
3 power of about 1.3 Watts for said lower power mode, and the consume greater than the specified
4 power when executing said high speed protocol.

1 22. The integrated circuit of claim 19, including logic operating in said lower power mode
2 using the lower speed protocol to detect a pattern in incoming packets, and in response to
3 detection of said pattern, to issue a reset signal for a host processor.

1 23. The integrated circuit of claim 19, wherein the medium interface unit comprises circuitry
2 for formatting packets according to protocols compliant with 10 Megabit, 100 Megabit and
3 Gigabit Ethernet protocol standards, and wherein said high speed protocol is Gigabit Ethernet,
4 and said lower speed protocol is one of 10 Megabit Ethernet and 100 megabit Ethernet.

1 24. The integrated circuit of claim 19, wherein the medium interface unit comprises circuitry
2 for formatting packets according to a protocol compliant with an InfiniBand protocol standard,
3 and wherein said high speed protocol is InfiniBand.

1 25. The integrated circuit of claim 19, including logic to generate indications of a wake up
2 event involving a loss of link or a change of link, and wherein said power management logic
3 blocks signals indicating said wake up event for a time interval during which the power
4 management logic forces the medium interface unit to the lower speed protocol.

- 1 26. The integrated circuit of claim 19, wherein said event signaling entry into the lower
- 2 power mode is a signal generated by the host processor.

- 1 27. The integrated circuit of claim 19, wherein said integrated circuit includes power
- 2 detection circuit adapted for connection to a system power supply, and said event signaling entry
- 3 into the lower power mode comprises a loss of power from the system power supply.